Hardware design: mostly RISC-V, mostly using Bluespec BSV.
Also Haskell, RISC-V Formal Specifications, tutorials.
-
Bluespec, Inc.
- Framingham, MA, USA
Popular repositories Loading
-
-
Forvis_RISCV-ISA-Spec
Forvis_RISCV-ISA-Spec PublicFormal specification of RISC-V Instruction Set
-
Learn_Bluespec_and_RISCV_Design
Learn_Bluespec_and_RISCV_Design PublicTextbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
-
ICFP2020_Bluespec_Tutorial
ICFP2020_Bluespec_Tutorial PublicTutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference
-
RISCV_ISA_Spec_Tour
RISCV_ISA_Spec_Tour PublicTutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)
-
RISCV_Piccolo_v1
RISCV_Piccolo_v1 PublicImplementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).
64 contributions in the last year
Skip to contributions year listDay of Week | July Jul | August Aug | September Sep | October Oct | November Nov | December Dec | January Jan | February Feb | March Mar | April Apr | May May | June Jun | July Jul | ||||||||||||||||||||||||||||||||||||||||
Sunday Sun | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Monday Mon | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Tuesday Tue | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Wednesday Wed | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Thursday Thu | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Friday Fri | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Saturday Sat |
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More