Skip to content

Dev -> Main update TO_July2025 #586

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 221 commits into from
Jul 9, 2025
Merged

Dev -> Main update TO_July2025 #586

merged 221 commits into from
Jul 9, 2025

Conversation

sergeiandreyev
Copy link
Contributor

No description provided.

KrzysztofHerman and others added 30 commits February 17, 2025 18:20
Signed-off-by: KrzysztofHerman <[email protected]>
Signed-off-by: KrzysztofHerman <[email protected]>
Signed-off-by: KrzysztofHerman <[email protected]>
Signed-off-by: KrzysztofHerman <[email protected]>
Signed-off-by: KrzysztofHerman <[email protected]>
…ases changed to use it. Helper procedures added to xschemrc
Annotation of key FET parameters
%d isn't appropriate here since it picks up the 0 from the rule
which is meaningless so replace with actual value from the rule.

Signed-off-by: Sylvain Munaut <[email protected]>
This was removed from layout rules as of v0.2

Signed-off-by: Sylvain Munaut <[email protected]>
… updated in Liberty. Designs require re-synthesys of layout!

Signed-off-by: Alexey Balashov <[email protected]>
Signed-off-by: Alexey Balashov <[email protected]>
…. replace previous two pull requests

Signed-off-by: Alexey Balashov <[email protected]>
Fixes #339 for real this time

Signed-off-by: Sylvain Munaut <[email protected]>
…0, fix typo in sg13g2_io_notracks.lef

Signed-off-by: Alexey Balashov <[email protected]>
…ptional

Latch-up rules are now disabled by default and needs to be enabled via
a KLayout parameter.

Example:
  klayout-s -zz -s latchup_violation.gds -rd latchUpRules=true \
    -r $PDK_ROOT/ihp-sg13g2/libs.tech/klayout/tech/drc/sg13g2_maximal.lydrc

Signed-off-by: Daniel Schultz <[email protected]>
FaragElsayed2 and others added 27 commits June 30, 2025 20:07
….save file; fixed create .save file bug; updated examples with new launcher

Signed-off-by: Patrick Fath <[email protected]>
Signed-off-by: Patrick Fath <[email protected]>
complete 3rd node for resistor mismatch models
…e netlist: port order issue is fixed. LEF and Liberty are updeted for those three cells

Signed-off-by: Alexey Balashov <[email protected]>
resistors. Also a reference to this library was added in ngspice
.spiceinit config file.

Signed-off-by: KrzysztofHerman <[email protected]>
Symbol for S-Varicap slightly modified.

Signed-off-by: KrzysztofHerman <[email protected]>
Signed-off-by: Alexey Balashov <[email protected]>
Adding some updates for LVS run setup and actions
Add parallelisation implementations and examples for parameter sweeps and Monte-Carlo simulations
Modifications in IO spice netlist in order to support 3 terminal resistor model
…accommodate larger cell sizes

Signed-off-by: Sergei Andreev <[email protected]>
Signed-off-by: KrzysztofHerman <[email protected]>
Xschem DRC checks added for S-Varicap device.
added missing PolyRes layer to `rsil` and `rppd` QA cells
Updated xschem example files which use .save files;
@sergeiandreyev sergeiandreyev merged commit 0854e9b into main Jul 9, 2025
5 of 6 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.