Skip to content

Commands

Jump to bottom
Tymoteusz Blazejczyk edited this page Feb 10, 2018 · 13 revisions

add_hdl_source

Add HDL source file VHDL, Verilog or SystemVerilog to project.

Clone this wiki locally