Skip to content
View omasanori's full-sized avatar

Sponsoring

@mwmbl
@cannorin
@lindwurm
@vivliostyle
@shirok
@ko1nksm

Organizations

@panocomputer

Block or report omasanori

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Stars

FPGA

5 repositories

Open source FPGA-based NIC and platform for in-network compute

Verilog 1,920 465 Updated Jul 5, 2024

VRoom! RISC-V CPU

Verilog 505 27 Updated Sep 2, 2024

A Linux-capable RISC-V multicore for and by the world

SystemVerilog 709 191 Updated Apr 30, 2025

BaseJump STL: A Standard Template Library for SystemVerilog

SystemVerilog 583 107 Updated Jun 12, 2025

SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM

C++ 119 21 Updated Nov 4, 2024